

Global Standards for the Microelectronics Industry

DDR Compliance Testing Its time has come!

Barbara P. Aichinger FuturePlus Systems Corporation

Server Forum 2014

Copyright © 2014 FuturePlus Systems

DDR Compliance Testing

- If not then why now?
 - Continued growth and reliance on DDR memory
 - Critical applications increasing
 - Errors don't scale well
 - Large Data Centers replacing DIMMs every hour



Several Publications point to error rate much larger than expected

- DRAM Errors in the Wild: A Large-Scale Field Study Sigmetrics 2009
- <u>Cosmic Rays Don't Strike Twice: Understanding the Nature of DRAM</u> <u>Errors and the Implications for System Design</u> by Andy Hwang, Ioan Stefanovici and Bianca Schroeder)
- <u>A Field Study of DRAM Errors</u> 2012 by Sridharan, Liberty, RAS Architecture AMD
- <u>Reliability, Serviceability and Availability: Intel XEON Processor E7</u> <u>Family</u> April 2014
- <u>Characterizing Application Memory Error Vulnerability to Optimize</u> <u>Datacenter Cost via Hetrogeneous-Reliability Memory</u> June 2014 Microsoft
- <u>Avoiding server downtime from hardware errors in system memory</u> <u>with HP Memory Quarantine</u> HP Technology Brief January 2012
- <u>Flipping bits in Memory Without Accessing Them: An Experimental</u> <u>Study of DRAM Disturbance Errors</u> by Yoongu Ki, et al Carnegie Mellon University and Intel Labs July 2014



Open Compute Project

Ready Certification



- Compliant Certification
 - Will point at other standards...if they exist
- Certification labs
 - University of Texas San AntonioITRI (Taiwan)
- You can Join! www.OCP.com



National Institute of Standards and Technology

Information Technology Laboratories

 Cloud Computing Program

"...It is **considered critical** that government and industry begin adoption of this technology in response to difficult economic constraints.Cloud computing is currently being used; however, security, interoperability, and portability are cited as major barriers to broader adoption....The long term goal is to provide thought leadership and guidance around the cloud computing paradigm to catalyze its use within industry and government. NIST aims to **shorten the adoption cycle**.... NIST aims **to foster cloud computing systems and practices** that support **interoperability, portability, and security requirements** that are appropriate and achievable for important usage scenarios."




What would DDR4 Compliance Testing Look Like?

- DRAM specific
 - DIMM/SODIMM/LRDIMM
- Memory Controller specific
- The path between the two
- A Compliance Test Specification
 - T&M Vendors can produce MOI (Method of Implementation)
 - End users can then request this testing
 - Compliance Lab Testing



DDR4 Compliance Testing

- Memory Controller Specific
 - RX/TX eye specification
 - Bit Error Rate
 - Protocol Violations
 - Timing Violations




– Performance Specifications



Memory Controller RX/TX

- Compliance Masks
- Measurement can be made with an interposer
 - Qualitative -> Quantitative





Memory Controller Protocol Violations

- The DDR4 JEDEC spec contains rules on event ordering
 - Examples
 - Do not ACTIVATE a bank that is already open
 - Do not PRECHARGE a bank that is already closed
 - Do not RD/WR a non open page




Memory Controller **Timing Violations**

- Clock edge boundary

 - Things can not be too close together or too far apart
 - Examples
 - tREFI Average refresh interval
 - tRC ACT ot ACT or REF
 - tMOD MRS to PDE
 - tCCD L RD to RD to Same Bank Group



65 violations identified with over 1000+ simultaneous checks



JEDEC.

Protocol and Timing Compliance 'in the wild'

	WaveForm State Listing Storage Qualification Config	uration					
Volation 1 R0 R0 R0 R0 R0 to RD to RD to Same Bank R1 Total	Volation 10 R0 WR to RD Different Bank R1 Group R2 Total R3	Reset Low to High, then R CKE Low to High R	Total 0	Violation 29 PDE to PDX is greater than tPDmax	R0 = R1 = R2 = Total 0 R3 =	Violation 40 ACT to PRE, PREA (Min)	R0 = R1 = R2 = Total R3 =
Violation 2 R0 Rnh R1 R1 R2 Total R3 R3	Volation 11 R0 RD to PRE or PREA Same R1 Total Rank R2 Total R3 R	SRX to Command R	Total C	Violation 30 ACT to PDE	R0 = R1 = R2 = Total = 0 R3 =	Violation 41 ACT to PRE or AutoPRE (Max)	R0 = R1 = R2 = Total R3 =
Violation 3 R0 WR to WR Same Bank Group R1 R2 Total R3	Volation 12 R0 WR to PRE(SB) or PREA R1 Total (SR) R2 Total R3 R3	SRX to Non-Deselect R	Total C	Violation 31 PRE or PREAto PDE	R0 = R1 = R2 = Total 3556 R3 =	Violation 42 ACT to RD or WR	R0 = R1 = R2 = Total = (
Violation 4 R0 R RD to RD Different Bank R1 Total Group R3	Volation 13 R0 DLL Reset to any Command R1 or CKE R2 R3	SRX to ZQCL or ZQCS R	Total C	Violation 32 RD or RDA to PDE	R0 = R1 = R2 = Total = 0 R3 =	Violation 43 ACT to ACT or REF	R0 = R1 = R2 = Total = (
Violation 5 R0 WR to WR Different Bank R1 Total R3	Volation 14 R0 MRS to MRS R1 R2 Total R3	SRX to RD or CKE Low or R ODT Hi R	Total C	Violation 33 WR to PDE <twrpden_co< td=""><td>R0 = R1 = R2 = Total = 0 R3 =</td><td>Violation 44 REF to non-DES</td><td>R0 = R1 = R2 = Total R3 =</td></twrpden_co<>	R0 = R1 = R2 = Total = 0 R3 =	Violation 44 REF to non-DES	R0 = R1 = R2 = Total R3 =
Violation 6 R0 Min ACT to ACT Same Bank R1 Color Group R3 R3	Volation 15 R0 MRS to Other Command or R1 MS to Other Command or R1 R2 Total R3	SRE to SRX R	Total C	Violation 34 WRA to PDE < tWRAPDEN	R0 = c R1 = R2 = Total 0 R3 =	Violation 45 REF to REF Average Interval	R0 = R1 = R2 = Total 355 R3 =
Violation 7 R0 Min ACT to ACT Different R1 Total R2 Total R3 R3	Volation 17 R0 Interview R1 Total R2 Reset Low R3 R3 R3 R5	PDX to Non-Deselect R	Total C	Violation 37 REF to PDE	R0 = R1 = R2 = Total = 0 R3 =	Volation 46 REF to REF Maximum Interval	R0 = R1 = R2 = Total R3 =
Violation 8 R0 5 ACT < tFAWmin Same Rank R1 R2 Total R3	Volation 18 R0 All but 1st 2QCL after R1 Reset Low to High R2 Total R3	CKE Minimum Pulse Width R	Total C	Violation 38 MRS to PDE	R0 = R1 = R2 = Total = 0 R3 =	Violation 47 Read or Write to an Inactive Bank	R0 = R1 = R2 = R3 =
Violation 9 R0 WR to RD Same Bank Group R1 R2 Total	Volation 19 R0 Time from ZQCS to any R1 556 Command R2 Total	PDE to PDX is less than R	Total 0	Violation 39 PRE, PREA to ACT, Other Commands	R0 R1 R2 Total	Violation 48 Refresh to an Active Bank	R0 ■ R1 ■ R2 ■ Total



JEDEC Specification Violation

WaveForm Violation	ns Setup Trigger	State Listing	Storage Qualification	Violations Counts Cor	figuration				
Sync Notes	· · · · · ·							0	
	Gap of 4.67	5 nS							
	1 nS								
Time	666932E	666933D	666933E	X666933F	X6669345	666934D	6669354	6669355	<u> </u>
Command	WR-R0	WR-R0	PRE-R1	PDE-CKE1	WR-RU	WR-R0	WR-R0	PRE-R0	E
TRIGGER									
RA_VALID									
Bank Group	(1	λ	2			1	1	2	
Bank Address			 ⁄2				^	 	
Address	(10158	 χ10190	8190		100E8	V10130	¥10168	V8168	
RAddr	(30A7		χ5		(30AB	State # Time -12 66,385 ns -11 59,84 ns	Bank Group Row Address(RA) 1 30A7 1 30A3	Bank Address Addr 0 10028 W 3 10148 W	Command Violation(PV) V R-R0 0 0 R-R0 0 0
CAddr	(158				χε8	-10 52.36 ns -9 49.555 ns	2 30AF 3 30AB 1 30A7	2 10078 W 1 30AB AC	R-R0 0 CT-R0 0
PV	·					-8 44.88 ns -7 41.14 ns -6 38.335 ns	1 5 1 30A7	0 80D0 0 100A9 W	R-R0 0 KE-R1 0 R-R0 0
ViolationID				31		-5 30.855 ns -4 23.375 ns -3 15.895 ns	3 30AB 1 30A7 1 30A7	0 100E8 W	R-R0 0 R-R0 0 R-R0 0
R0 RPS			ACTIVE			-2 1.87 ns -1 0.935 ns	0 30A7 2 5	0 10190 W 2 8190 PF	R-R0 0 RE-R1 0
R1 RPS		_γ	ACTIVE		χ	0 0 ns 1 5.61 ns 2 13.09 ns	2 5 3 30AB 1 30A7	1 100E8 W 0 10130 W	R-R0 0 R-R0 0
R2 RPS						3 19.635 ns 4 20.57 ns 5 27.115 ns	1 30A7 2 D 0 30A3	2 8109 PF	R-R0 0 RE-R0 0 R-R0 0
R3 RPS						6 34.595 ns 7 42.075 ns 8 48.62 ns	1 30A7 1 30A7 0 30A7	0 10150 W 0 10178 W	R-R0 0 R-R0 0 R-R0 0
4099 🌩			Begin to End = 4	4,647 states [41.7	4495 µS] Begin	9 56.1 ns 10 71.06 ns	0 30A7 1 30A7	0 10198 W 0 10160 W	R-R0 0 R-R0 0
						11 77.605 ns 12 78.54 ns 13 80.41 ns	0 30A7 3 D 2 30A3	1 8168 PF	R-R0 0 RE-R0 0 CT-R0 0




Memory Controller *Timing Violations*

- Timing that occurs between clock edges
 - Setup/Hold
 - Eye Mask
 - Jitter



Several Scope Vendors have DDR4 Compliance Products





Performance Metrics

- BER testing at particular transfer rates
 - 1E-16
- Which power management features are implemented
 - Is the clock stopped in Self Refresh?
 - Is Max Power Down implemented?




DDR4 Compliance Testing


- DRAM Specific
 - DIMM/SODIMM/LRDIMM
 - RX/TX eye specification
 - Bit Error Rate
 - Data Integrity
 - Row Hammer (Excessive Activates)
 - Functional/Timing Verification
 - Performance Verification



Making the Measurement



Photos Courtesy of Keysight Technologies



Photos Courtesy of FuturePlus Systems




Row Hammer: Excessive Activates

- Yes its real.....easy to reproduce with software memory tests
- CMU study is the most recent technical paper on the topic
- Tools now look for it
- Data Centers are seeing it



Row Hammer Detection



Row Hammer detection feature of the DDR Detective® lists the row address when the number of ACT commands exceeds a threshold within 64ms. Two programmable thresholds are available

Testing a Server for Row Hammer using the DDR Detective® with software from ThirdIO



The electrical path between the DRAM and the Memory Controller

- End to End Measurements to verify channel integrity
- Require Slot/Channel loading configurations based on speed/eye size
- Memory channel layout/board files with simulation results?
 - Similar to what is done today with raw cards





What about the LP DDR specifications?

- Many of the tests are applicable and can be reused
- Probing becomes more difficult but can be accomplished
- Measuring Power Management features becomes more critical



LPDDRx Compliance Test













Advantages to having a Compliance Test Spec

- It is going to help our industry

 End users are asking for this!
- Helps eliminate ambiguities in the specification
 - Ex: tREFI=Average Refresh time...over how many cycles?
- Makes high quality validation easier and less costly



My Contact Information

Barbara P Aichinger Vice President FuturePlus Systems Corporation Barb.Aichinger@FuturePlus.com Member JC42 and JC45

www.FuturePlus.com



💮 www.DDRDetective.com 😭

