The DDR Detective®

FuturePlus Systems

Power Tools for Bus Analysis

DDR Protocol, Compliance, Performance, Trace and System Characterization all in one tool!

Key Features

- Supports DDR3 , DDR4, LPDDR3 and soon LPDDR4!
- Thousands of counters for DDR4 count performance metrics real time all the time
- Analyzes bus speeds up to 2667 MT/s
- 8GB Internal memory can store up to 512M Captured States!
- Real time analysis, not only postprocessing
- Eye Detector guarantees valid data acquisition
- Protocol Violation Detector executes hundreds of simultaneous real time tests
- Row Hammer Detection captures those unexplained DDR3 memory failures!
- Interactions among up to 8 ranks, over two slots are analyzed.
- Mode register capture is supported on up to 8 ranks, in 1 or 2 slots.
- Performance Counters, Reads, Writes, total Clocks, by rank, also power management information
- Supports Auto-Clock rate detect and clock stoppage for LPDDR3 and DDR4
- Connects to the target under test with DIMM, SO-DIMM, and BGA interposers or a midbus probe
- Integrated MicroSoft Charts gives quick insight into large trace captures

Helping you Design Tomorrow's Computers, Today


FuturePlus Systems is the technology leader in protocol analysis tools for the computer design industry. Our protocol, performance and power management analyzers combined with our Interposers and software help you monitor and verify complex activities on your advanced-technology computer bus design. FuturePlus Systems offerings include bus-analysis solutions for most popular computer buses. Visit <u>www.futureplus.com</u> for more information.



		FuturePlus Systems Power Tools for Dus Analysis DDR Detective" FuturePlus DDR Detective" Mile Series 10 Mile Series 10 M
		FS2800 State Listing Violations Setup Trigger WaveForm Performance Counters M
3 (20) Service (204) To may		Time Deltas M1 • Trigger • 9 nClks State # Time BA Row Address(RA) Addr Command V -5 0 ns 5 10A7 3F8 WR-R1 V -4 59 752 ns 1 111F 3F8 PRE-R1 - -3 11/37 ns 5 10A7 3F8 PRE-R1 - -2 1.748813 us 0 10A7 0 REF-R0 - -1 82 159 ns 0 111F 11F ACI-R1 0 9603 ns 0 111F 0 RD-R1 1 1.067 ns 0 111F 0 RD-R1 2 4.288 ns 4 10A7 10A7 ACI-R1 3 1.067 ns 4 10A7 10A7 ACI-R1 3 1.067 ns 4 10A7 10A7 ACI-R1 2 0 RD-R1 2 RD-R1 2 RD
Bingd gradies	No. Control of the section	18 RD-R1 10 WR-R1 10 WR-R1 10 WR-R1 10 WR-R1 10 WR-R1 10 WR-R1 11 WR-R1 10 WR-R1 11 WR-R1 11 WR-R1 12 WR-R1 13 WR-R1 13 WR-R1 14 WR-R1 15 WR-R1 16 WR-R1 17 WR-R1 18 WR-R1
Does not need spec.		5 states [1.055337 mS]
	Milet: Milet:<	MRS-R0 MRS-R0 NOP-R0 RD-R0 2 This is where the problem starts 2
	ب ()	
		4 states [44.42158 µS]


Up to 512M captured states! Hardware Filtering (storage qualification) gives 70% more! State Listing and State Waveform

DDR4 Performance event reporting in real time all the time uploaded every second for as long as you have disk space!



New DDR4 Performance features

- Bus Command Utilization Analysis
- Page Hit Analysis
- Bank Group Analysis
- Power Management Analysis
- Multiple Open Bank Analysis
- Bank Utilization Analysis
- Data bus Utilization Analysis



- Bus Mode Analysis (Reset, Idle, Active, Precharge PD, Active PD, Max PD, SRX, DLL Dis, Write Leveling, MPR mode and Vref Training)
- Summary/Drill down mode shows hours and even days of results in a single view

On every clock cycle! Real Time All The Time Continuous Analysis

What does this mean? Currently available products capture a miniscule amount of DDR traffic, count the events in the trace and then display. Deadtime between traces and trace depth give only a small sampling of actual DDR events. The DDR Detective use new breakthrough architecture to accumulate events on EVERY cycle! Thus no bus events are missed. This never been done before feature gives unprecedented insight into DDR bus activity for validation, system architects, software engineers and designers.

The DDR Detective® Protocol Compliance

⊡-Input	Violations Setup		
- Setup - Storage Qualification - Trigger - Violations Setup - Output - Log Form - Mode Registers - Performance - Serial Presence Detr - State Listing II - Violations Counts - Wave Form	 Vita - ACT to PRE SB, ACT to PREA SR V12 - ACT to PRE SB, ACT to PREA SR V13 - ACT to PRE or PREA SB, PREA SR V14 - RD to WR SR V15 - WR to PRE SB or PREA SR V17.6 - WR to RD SR V17.7 - RD/WR to an Inactive Bank V17.7 - ACT to an Active Bank V17.6 - MRS to an Active Bank V17.7 - SRE to an Active Bank V17.8 - BD RD DR V20 - RD to RD DR V21 - RD to RD DR V22 - RD to WR DR V22 - RD to WR DR V23 - RD to WR DD V24 - WR to RD DR V25 - WR to RD DD V26 - WR to WR DD V28 - REF to REF SR V29 - ZQCS, ZQCL to non-NOP/DES SR V30 - WR wi/AP to ACT SB, WR wi/AP to XXX SR V31 - More than 4 ACTs in less than a tFAW SR V32 - RD/WR to CKE Low or MRS SR V33 - MRO DLL reset followed by RD, ODT SR V33 - MRO DLL reset followed by RD, ODT SR V33 - PD min time SR V33 - PD min time SR V33 - PD max time SR V39 - PDX followed by any Cmd SR V39 - PDX to RD or ODT SR 	(V1a) MRS to MRS tMRDmin 4 nClks[2-15] (V1b) MRS to Other tMODmin 12 nClks[2-63] (V2) ACT to RD or WR tRCDmin 9 nClks[2-63] (V3) PRE or PREA to XXX tRPmin 9 nClks[2-63] (V4) RD to PRE or PREA tRTPmin 6 nClks[2-63] (V5) WR to WR tSR_WTW 4 nClks[2-63] (V6) REF to non-NOP tRFC 2 nClks[2-15] (V7) SRX followed by non-NOP/DES tXSmin 2 nClks[2-1023] (V8) Self Refresh Time tCKEmin 4 nClks[2-15] (V9) SRX followed by RD, ODT or CKE L tDLLKmin 512 nClks[2-1023]	×

The DDR Detective® :

Covers 65 tests on all banks and ranks for over 1000 concurrent checks

Stored Log file lists test failure, day and time of day when the failure occurred

Scoreboard display gives quick indication of what test is failing and on what rank

>8Gb of trace memory has advanced Charting feature

Auto configures the sampling window for acquisition of address, command and control for the DDR Detective and does not rely on latches that need stable clock/data relationship

Additional Protocol Probe Features:

Automatically calculates protocol parameters based on JEDEC specifications and loads into the protocol checking function.

- Allows user to override and enter new parameter values
- Ability to enable and disable each compliance test

Allows user to load the DDR Detective configuration or save parameters

Monitors and displays running totals of the test failures and performance counters once per second.


>512M states with store qualification on any command and trigger on any DDR event

Unique Scoreboard displays errors in real time using counters not post processed information

Set	Storage Qualification	Vic	plations Setup	Run Log
	Violation 10 ACT To ACT (tRRD)	R0 ■ R1 ■ R2 ■ R3 ■	Total 2	<mark>794</mark>
	Violation 11 Any CS# asserted for more than 1 cycle or CS# to any CS#	Main ■ Satellite ■	Total 2	<mark>794</mark>
	Violation 12 ACT to PRE	R0 R1 R2 R3		7 <mark>94</mark>
	Violation 13 ACT to PRE,PREA or ACT to AP	R0 R1 R2 R3		0
	Violation 14 Same rank RD To WR	R0 R1 R2 R3	Total	0
	Violation 15 WR to PRE or PREA	R0 R1 R2 R3	Total 2	794
	Violation 16 Same rank WR to RD	R0 R1 R2 R3		794
	Violation 17 Active bank check(s)	R0 ■ R1 ■ R2 ■ R3 ■	Total 2	794
	Violation 19 Same rank RD to RD	R0 ■ R1 ■ R2 ■ R3 ■	Total 2	794
	Violation 20 Different rank RD to RD	R0 =	T-1-1 7	70.4


Margin Testing

- Measure your memory sub-systems latencies
- Characterize memory latency performance
- Learn what how much margin your system is operating at
- See if test coverage is complete



Automated Setup


ut Setup	Setup	×
- Storage Qualification - Trigger	Cable Type	
Violations Setup	DIMM Cable O SODIMM Cable	
- Log Form - Mode Registers	Probe Parameters	Card Parameters
Performance Serial Presence Dete	Run Mode Options	Speed 1600 -
State Listing II	Run Until Stop	Speed Bin H 👻
Violations Counts Wave Form	Run Until 1st Violation Run Until Overflow	DIMM Type UDIMM -
	ODT Options	Raw Card 18X8 -
	Level	Total Module
	Output Trigger Options	
	Trig Out Polarity Active Low Enable	Case Temp.
	Pulse Width	Address Mirroring
	2 Clock Cycles	RCDmin 9 nClks
	Level	
	Main Single Rank 👻	• • nuks
	Satelite None •	RASmin 28 🚖 nClks
	Signalling Voltage (Vdd)	Cmd Latency 0
	1.5 Volts	CAS Latency 9
	BusSpeed	CAS Wr Latency 8 🜩
	1600 MHz	Additive Latency
		Burst Length Fixed 8 -



- MRS Capture
- SPD Capture
- Eye Detector*

*no interposer latches allows for use in marginal systems

Easy Triggering and Storage Qualification



- Full address/command triggering in one step*
- Use any transaction with address as a store qualifier*
- Store only certain commands or just violations*
- Store only Accesses to a certain bank group/bank/rank*
- * Features found only on the NEW DDR Detective


State Listing and Waveform

The FS2800 displays 512M states with Time Stamps

isting	Violations Setup	Trigge	er WaveForm	Performa	ince Counters	Mode Register S	et Vio	lations Counts	; 5	itorage Qua	alification	
Time De	ltas M1 🔹	Trigger	• 9 nClks									
State #	Time	BA	Row Address(RA)	Addr	Command	Violation(PV)	ViolationID	CKE1	CKE0	CS3n	CS2n	CS1n CS
-5	0 ns	5	10A7	3F8	WR-R1	0		1	1	1	1	0
-4	59.752 ns	1	111F	3F8		0		1	1	1	1	0
-3	11.737 ns	5	10A7	3F8		0		1	1	1	1	0
-2	1.748813 us	0	10A7	0	REF-R0	0		1	1	1	1	1
-1	82.159 ns	0	111F	111F		0		1	1	1	1	0
0	9.603 ns	0	111F	0	RD-R1	1	2	1	1	1	1	0
1	1.067 ns	0	111F	0	RD-R1	1	2		1			0
2	4.268 ns	4	10A5	10A5	ACT-R1	0		1	1	1	1	0
3	1.067 ns	4	10A7	10A7		1	10	1	1	1	1	0
4	3.201 ns	0	111F	10	RD-R1	0		1	1	1	1	0
5	4.268 ns	0	111F	20	RD-R1	0		1	1	1	1	0
6	4.268 ns	0	111F	18	RD-R1	0		1	1	1	1	0
7	11.737 ns	7	10A7	0	WR-R1	0		1	1	1	1	0
8	4.268 ns	4	10A7	8	WR-R1	0		1	1	1	1	0
9	4.268 ns	4	10A7	10	WR-R1	0		1	1	1	1	0
10	4.268 ns	4	10A7	18	WR-R1	0		1	1	1	1	0
11	4.268 ns	7	10A7	20	WR-R1	0		1	1	1	1	0
12	28.809 ns	0	111F	28	RD-R1	0		1	1	1	1	0
13	4.268 ns	0	111F	30	RD-R1	0		1	1	1	1	0
14	11.737 ns	4	10A7	28	WR-R1	0		1	1	1	1	0
15	4.268 ns	4	10A7	<u> </u>	WR-R1	0		1	1	1	1	0
16	23.474 ns	7	10A7	30		0		1	1	1	1	0
17	33.077 ns	0	111F	30		0		1	1	1	1	0
18	13.871 ns	0	111F	111F	ACT-R1	0		1	1	1	1	0
19	2.134 ns	4	10A7	111F		0		1	1	1	1	0
20	7.469 ns	0	111F	40	RD-R1	1	2	1	1	1	1	0
21	1.067 ns	0	1115	40	RD-R1	1	2	1	1		1	0
22	4.268 ns	4	10 .7	10A5	ACT-R1	0		1	1	1	1	0
23	1.067 ns	4	.0A7	10A7	ACT-R1	1	10	1	1	1	1	0
24	10.67 ns	7	10A7	40	WR-R1	1	17a	1	1	1	1	0
25	4.268 ns	4	10A7	38	WR-R1	0		1	1	1	1	0

Tool tracks Rank Power Status a metric only found in the FS2800! HW store qualification stores only transactions of interest Shows the violation on the exact state it occurs on.

Innovative State Waveform lets you add markings and notes to the waveform display



Row Hammer Detection

DDR3 memory is plagued by a known failure mechanism called Row Hammer. See an informative video here: <u>Row Hammer</u> <u>explained</u>. A white paper on the topic can be found <u>here.</u>


Row Hammer Detection feature for DDR3

- Tracks and counts every ACTIVATE command
- Indicates if thresholds are crossed
- Output displays rank and bank of rows that show excessive ACTIVATE commands
- Exact Row Address indicated
- Address Range feature makes Row Hammer Detection even more accurate!
- Helps find those unexplained memory errors!
- See a video of this tool in action

Row Hammer St	tun Row Harmer				Conclusion (Conclusion)
now nammer Si	now nammer				Threshold Limits Unit 2 Threshold Limits Unit Concerns Program
Bank 7 Bank 6					Date Packets Fair
Bank 5 Bank 4					1100 Rawk 0 Bark 2 RA 3554 1100 Rawk 0 Bark 2 RA 3554 1101 Rawk 0 Bark 2 RA 3F6E 1101 Rawk 0 Bark 2 RA 3F6E 1101 Rawk 0 Bark 2 RA 3F6E 1101 Rawk 0 Bark 2 RA 3555 1101 Rawk 0 Bark 2 RA 3555 1101 Rawk 0 Bark 3 RA 3555 11
Bank 3	-				T100. Bark: 0 Bark: 2 AA 3555 DFLIMIT ADDress type= Lower Cardins Maint Tanking "Darking "I charge to the constraint of the cons
Bank 2 Bank 1	 -				T100. Raw: 0 Bark: 2 RA 3567 rry> T100. Raw: 0 Bark: 2 RA 3567 rime value="6/6/2014 11:02:26 AM" /> T100. Raw: 0 Bark: 2 RA 3567 rime value="6/6/2014 11:02:26 AM" /> T100. Raw: 0 Bark: 2 RA 3567 rime value="6/6/2014 11:02:27 AM" /> T100. Raw: 0 Bark: 2 RA 3567 rime value="6/6/2014 11:02:27 AM" /> T100. Raw: 0 Bark: 1 RA 3567 rime value="6/6/2014 11:02:27 AM" /> Run Log Ouput ry> No Sott W Time rtr> TUTy>
Bank 0	Rank 0	Rank 1	Rank 2	Rank 3	Soluty ime :ry> Soluty ime :ry> Soluty ime :rime value="6/6/2014 11:02:28 AM" /> Soluty Nome :rime value="6/6/2014 11:02:28 AM" /> Soluty Nome :rime value="6/6/2014 11:02:28 AM" /> Threshold ThresholdID_1="31" Rank="1" Bank="1" RowAddress="3F6C" /> Total RunTme: 8 Seconds
Legend T1 Threshold T2 Threshold			1 3.26:52 PM 🔹		1024, 1024, 1024.


Trigger out to Logic Analyzer or scope

State L	Listing V	iolations Setup	Trigge	r WaveForm	Performar	nce Counters	Mode Register S	Set Vio
	Time Delt	as M1 🗸	Trigger					
	State #	Time	BA	Row Address(RA)	Addr	Command	Violation(PV)	ViolationID
	-5	0 ns	5	10A7	3F8	WR-R1	0	
	-4	59.752 ns	1	111F	3F8		0	
	-3	11.737 ns	5	10A7	3F8		0	
	-2	1.748813 us	0	10A7	0	REF-R0	0	
M1	-1	82.159 ns	0	111F	111F	ACT-R1	0	
Т	0	9.603 ns	0	111F	0	RD-R1	1	2
	1	1.067 ns	0	111F	0	RD-R1	1	2
	2	4.268 ns	4	10A5	10A5	ACT-R1	0	
M2	3	1.067 ns	4	10A7	10A7	ACT-R1	1	10
	4	3.201 ns	0	111F	10	RD-R1	0	
	5	4.268 ns	0	111F	20	RD-R1	0	
	6	4 268 pe	٥	111F	18	RD-R1		







Find Problems Faster!



Charting feature quickly sorts stored data





Connecting to the Target

- DIMM and SODIMM Interposers
- BGA Interposers
- MidBus Footprint
- DIMM and SODIMM interposers that also connect to the Logic Analyzer for full DQ/DQS trace











Ordering Information

- **FS2800** DDR3/DDR4 Trace DDR Detective Add FS2801 LPDDR3 functionality to the FS2800 **FS2821 FS2820** Add DDR4 Violation Detection to DDR Detective **FS2850** Add DDR4 Performance Counters to DDR Detective **FS2801** LPDDR3 DDR Detective **FS2851** ADD FS2800 DDR3/DDR4 Trace to the FS2801 **Probing Options FS2363** Add DDR3 DIMM A/C/C Interposer for DDR Detective **FS2424** Add DDR3 SO-DIMM A/C/C Interposer for DDR Detective Add DDR3 DIMM Satellite* Interposer for DDR Detective **FS2367**
- FS2422 Add DDR3 SO-DIMM Satellite* Interposer for DDR Detective
- FS2823 Add DDR4 DIMM A/C/C Interposer for DDR Detective
- FS2824 Add DDR4 SO-DIMM A/C/C Interposer for DDR Detective
- FS2853 Add DDR4 DIMM Satellite* Interposer for DDR Detective
- FS2854 Add DDR4 SO-DIMM Satellite* Interposer for DDR Detective
- FS2826 Add DDR Midbus A/C/C Connection for DDR Detective
- FS2425 DDR3 BGA Cable Adapter and SW upgrade to support BGA
- FS2852 DDR4 BGA Cable Adapter and SW upgrade to support BGA

Probing Options that include Logic Analyzer connections

- FS2362 DDR3 2400 DIMM Interposer A/C/C/DQ for the FS280x/U4154A
- FS2436 DDR3 SO-DIMM Interposer A/C/C/DQ for the FS280x and LA
- FS2835 DDR4 DIMM Interposer A/C/C/DQ for the FS280x/U4154A
- FS2836 DDR4 SO-DIMM Interposer A/C/C/DQ for the FS280x/U4154A
- * Satellite gives Slot 2 Probing for same channel

See <u>http://www.futureplus.com/products</u> for detailed requirements.

FuturePlus Systems Corporation

15 Constitution Drive Bedford, NH 03110 Phone: 603 471-2734 Fax: 603 471-2738 Website: <u>www.futureplus.com</u>



Strategic Solutions Partner Extending our solutions to meet your needs

Email:Protocol.Decode@FuturePlus.com

FuturePlus Systems does not assume any responsibility for use of any circuitry described, and reserves the right to change said circuitry and specifications at any time without notice.